## **REMARKS**

This application is a divisional application of U.S. Patent Application

Serial No. 09/388,857, and is being filed responsive to a restriction requirement therein. Accordingly, claims 1-7 have been canceled without prejudice. Claims 8-50 remain in the application for consideration.

Attached hereto is a marked-up version of the changes made to the specification and claims by the current amendment. The attached page(s) are captioned "Version with markings to show changes made."

This application is believed to be in condition for allowance and action to that end is requested. The Examiner is requested to telephone the undersigned in the event that the next office action is one other than a Notice of Allowance. The undersigned is available during normal business hours (Pacific Time Zone).

Respectfully submitted,

Dated: AM

Rv.

Frederick M. Fliegel, Ph.D.

Reg. No. 36,138

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

September 1, 1999
Luan C. Tran
Micron Technology, Inc.
1765
L. Schillinger
MI22-1637
orming Transistors, Semiconductor
dom Access Memory Circuitry,

# 37 CFR § 1.121(b)(1)(iii) AND 37 CFR § 1.121(c)(1)(ii) FILING REQUIREMENTS TO ACCOMPANY PRELIMINARY AMENDMENT

Deletions are bracketed, additions are underlined.

### In the Specification

On page 1, after the title, insert:

## CROSS REFERENCE TO RELATED APPLICATION

This patent application is a Divisional Application of U.S. Patent

Application Serial No. 09/388,857, filed September 1, 1999, entitled

"Semiconductor Processing Methods Of Forming Transistors,

Semiconductor Processing Methods Of Forming Dynamic Random Access

Memory Circuitry, And Related Integrated Circuitry", naming Luan C. Tran

as inventor, the disclosure of which is incorporated by reference.

The paragraph beginning on page 10, line 21, and extending through p. 11, line 9 has been amended as follows:

Also shown in Fig. 7 is a sense amplifier circuit 50 including cross-coupled transistors 52 and 54. In one embodiment, the transistors 52 and 54 are formed to have a low threshold voltage V<sub>tl</sub>. When the signal CSAL goes to logic "1", the common node labeled RNL\* equilibrates the potentials on sources of the transistors 52 and 54 in preparation for reading stored data from memory cells in a memory array (not shown). In the example shown in Fig. 7, the circuit 40 acts as a pull-down circuit and equilibrates the node RNL\* to ground. Use of multiple transistors 42, 44 and 46 having different threshold voltages facilitates ("softens") sensing at the beginning of the sensing cycle and also facilitates more rapid sensing at the end of the cycle when differential signals have been developed by the transistors 52 and 54.

#### In the Drawings

Fig. 3 has been modified as shown in the enclosed marked-up-in-red copy thereof. Substitute formal drawings are also enclosed, including a corrected Fig. 3.

#### In the Claims

Claims 1-7 have been canceled without prejudice.